

01/15/2002

» Search Result

Welcome to IEEE Xplore™

- ☐ Home
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account

IEEE Xplore™

Your search matched 10 of 740919 documents.

Results are shown 25 to a page, sorted by publication year in descending order.

You may refine your search by editing the current search expression or entering a new one in the text box.

Then click Search Again

compiler-driven

[Search Again](#)

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

1 Evaluation of a virtual shared memory machine by the compilation of data parallel loops

Baiardi, F.; Guerri, D.; Mori, P.; Ricci, L.

Parallel and Distributed Processing, 2000. Proceedings. 8th Euromicro Workshop on , 1999

Page(s): 309 -316

[\[Abstract\]](#) [\[PDF Full-Text \(112 KB\)\]](#) CNF

2 Compiler-driven cached code compression schemes for embedded ILP processors

Larin, S.Y.; Conte, T.M.

Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on , 1999

Page(s): 82 -92

[\[Abstract\]](#) [\[PDF Full-Text \(120 KB\)\]](#) CNF

3 ConCISe: a compiler-driven CPLD-based instruction set accelerator

Kastrup, B.; Bink, A.; Hoogerbrugge, J.

Field-Programmable Custom Computing Machines, 1999. FCCM '99. Proceedings. Seventh Annual IEEE Symposium on , 1999

Page(s): 92 -101

[\[Abstract\]](#) [\[PDF Full-Text \(396 KB\)\]](#) CNF

4 Instruction level analytic prediction of parallel CPU architecture performance

De Gloria, A.; Ancarani, F.; Bellotti, F.; Olivieri, M.

Intelligent Information Systems, 1997. IIS '97. Proceedings , 1997

Page(s): 530 -534

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) CNF

5 Hardware-accelerated concurrent fault simulation: eventflow computing versus dataflow computing

Hahn, W.; Hagerer, A.; Kandlbinder, R.

Test Symposium, 1995., Proceedings of the Fourth Asian , 1995

Page(s): 107 -111

[\[Abstract\]](#) [\[PDF Full-Text \(512 KB\)\]](#) [CNF](#)

6 Compiler driven data cache prefetching for high performance computers

Chi-Hung Chi; Kam-Kong Fang

TENCON '94. IEEE Region 10's Ninth Annual International Conference. Theme: Frontiers of Computer Technology. Proceedings of 1994 , 1994

Page(s): 274 -278 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(324 KB\)\]](#) [CNF](#)

7 Definition of timing models for compiler-driven logic simulation

Hahn, W.; Hagerer, A.; Eisenhut, M.

Euro ASIC '90 , 1990

Page(s): 344 -349

[\[Abstract\]](#) [\[PDF Full-Text \(492 KB\)\]](#) [CNF](#)

8 Synergy of synthesis and test (logic design)

Brglez, F.; Bryan, D.; Calhoun, J.; Gloster, C.; Kedem, G.; Kozminski, K.; Lisanke, R.; Schulz, M.

University/Government/Industry Microelectronics Symposium, 1989. Proceedings., Eighth , 1989

Page(s): 240 -245

[\[Abstract\]](#) [\[PDF Full-Text \(440 KB\)\]](#) [CNF](#)

9 High-speed compiled-code simulation of transition faults

Geilert, M.

Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE International Conference on , 1989

Page(s): 478 -481

[\[Abstract\]](#) [\[PDF Full-Text \(276 KB\)\]](#) [CNF](#)

10 Automated synthesis for testability

Brglez, F.; Bryan, D.; Calhoun, J.; Kedem, G.; Lisanke, R.

Industrial Electronics, IEEE Transactions on , Volume: 36 Issue: 2 , May 1989

Page(s): 263 -277

[\[Abstract\]](#) [\[PDF Full-Text \(1308 KB\)\]](#) [JNL](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)